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Nanofabric PLA Architecture with Double Variable
Redundancy
M.V. Joshi and W. K. Al-Assadi
Department ofElectrical and Computer Engineering, University of Missouri-Rolla, 1870 Miner Circle, Rolla, MO 65401
Email: t mvjvx8, waleed} (@,umr. edu
Abstract- It has been shown that fundamental electronic
structures such as Diodes, and FET's can be constructed using
selectively doped semiconducting Carbon Nanotubes or Silicon
Nanowires (CNT's, SiNW's) at nanometer scale. Memory and
Logic cores using these technologies have been proposed, that use

the configurable junctions in two-dimensional crossbars of
CNT's. These Memories and Logic Arrays at this scale exhibit
significant amount of defects that account for poor yield.
Configuration of these devices in presence of defects demands for
an overhead in terms of area and programming time. In this
work, we introduce a PLA (Programmable Logic Array)
configuration that makes use of design-specific redundancy in
terms of number of nanowires, in order to simplify the process of
programming the PLA, increase the yield and reduce the time
complexity and in turn, the cost of the system.

The advances in Photolithographic techniques of today have
made the miniaturization of electronic circuits possible.
According to Moore's Law, the number of transistors per unit
area would continue to double, approximately every two
years. However, the applicability of Moore's law will cease to
continue as the pitch sizes approach molecular dimensions. It
therefore becomes necessary to explore devices and
technologies that can match these trends of increase in
transistors per area. We propose a technique to tolerate defects
at nanometer scale using Carbon Nanotubes and Si Nanowires.

Semiconducting Carbon-Nanotubes and SiNW' s exhibit
electronic properties similar to those of conventional
lithographic-scale CMOS devices, in terms of electron and
hole mobilities. It has been shown that chemical passivation of
SiO, shell surrounding single crystal SiNW cores can
significantly enhance conductance-gate voltage behavior
making these wires highly suitable to be used as Field Effect
Transistors [1], and in turn building blocks for digital circuits.
The electronic applications of NWs are based on diode and
FET-like properties of NW junctions or "crosspoints " in twodimensional arrays, called as Nanofabrics or Crossbars.
Crosspoints can be grouped together to form a memory or
logic device. Cha et al [2] have shown electro-mechanical
switching devices using suspended nanotubes. The crosspoints
at the junctions are programmed using this "Bistable" property
that they exhibit. Their ON-state behavior is similar to that of
a diode. When the two wires forming a junction are in close
contact, the junction resistance is very small, and when the
wires are far away, their resistance increases by a great extent
(~33MQ. in closed state and ~lOkQ. in open state)[2]. A
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crosspoint can be programmed ON or OFF by applying a
voltage Differential of 3.6V.
Synthesis of Boolean expressions can be made possible on
PLA's based on Crossbars. A row in a Crossbar can be made

product/sum term by programming ON
only the junctions or crosspoints that correspond to the
variables that take part in the term, as shown in Fig. 1. Inputs
A, C and D are called the ON inputs, as they take part in the
evaluation of the product term. Rests of the inputs are called
the OFF inputs. The programmability of a crosspoint is

to
o

act as a Boolean

statistical in nature, and therefore such a configuration of
PLAs gives a poor number of successfully configured
crosspoints even for a small number of junctions to be
programmed on a NW. "Yield" of configuration can thus be

defined as the ratio of number of NWs successfully configured
and the total number of NWs available for configuration. We
propose to develop scheme to tolerate this statistical behavior
of crosspoints to obtain an acceptable yield for PLA
configuration.
D
E
A B
C
ACD
NW NW NW NW NW
Fig. 1: Generation of a product term on a NW grid

II. CROSSPOINT DEFECT MODEL
The bistable property of crosspoints can be used to implement
logic blocks in a PLA [3], or memory cells [4]. This is useful
for implementing NAND and NOR functions in NanoPLA. The
crosspoints can lose their programmability because of the
mechanisms discussed below. For these simulations we
assume a random distribution of such defects throughout the
crossbar.
Breaks in Nanowires: It has been observed that the
probability of having breaks in a Nanowire increases with
increase in its length. Breaks can be introduced during the
fabrication of nanowires, due to limitation of the fabrication
techniques, and axial stress. As more length adds to axial
stress and increases occurrence of breaks, their lengths should,
nominally, not exceed a few tens of microns (typically 20 to
25 microns). It is reasonable to assume that as high as 500O of
the Nanowires exhibit breaks, and therefore are unusable [5].
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Non-Programmable crosspoints: These defects are
characterized by the inability of a crosspoint to be
programmed "closed" or "open". The latter is observed to be
rare [7], and therefore not considered in the present discussion.
The occurrence of defective crosspoints is a function of
fabrication technique, size of the array, and the random
distribution of molecules at the junction area. With reasonable
assumptions of operating conditions, it can be proved that the
occurrence of a "closed non-programmable" defect is largely
due to absence of sufficient electrons at the junction area.

order to achieve a better coverage in the presence of
crosspoint defects. This is illustrated in Fig. 2. If any of the
two Vertical Nanowires have a programmable junction with
any of the two Horizontal Nanowires in consideration, the
condition is equivalent to having a programmable resource.
We term this method as Double Variable Redundancy (DVR),
and examine the yield obtained by DVR in comparison with
the Greedy Heuristic Algorithm. Since DVR uses sequential
PLA configuration, it eliminates the sorting used in [7].
8

III. RELATED WORK

A defect-tolerant methodology that is proposed in [7] uses a
Greedy Heuristic Algorithm to find a solution to the mapping
problem discussed above. The algorithm sorts the function
rows in matrix F in descending order of number of ON inputs
contained in them, which enhances the probability of a
successful match. This algorithm is intended to be used with
NanoPLA architecture proposed by DeHon et. al. in [3].
The limitation of this algorithm is its very high time
complexity in sorting elements of F. It is seen that the Time
Complexity for sorting is an exponential function of defect
rate and number of crosspoints to be programmed. It therefore
becomes infeasible to use this algorithm for NanoPLA with
high defect rates and number of ON inputs more than IO%.
Our redundancy technique can be used in conjunction with
NanoPLA in [3] or Nanofabric Molecular Logic Array (MLA)
Proposed by Goldstein et. al. in [6].

Fig.2: Generation of a product term on a DVR based PLA

It can be mathematically proved that the probability of
getting a pair of NWs unsuitable for a given minterm is
significantly low as compared to the defect rate in the

crossbar. This fact is the result of the three redundant
crosspoints present. On account of this, the need of sorting the
rows/columns to configure the PLA for given logical functions
can be eliminated. The address decoding scheme can be same
as that in [2]. The location of Pull-up and Pull-down networks
determines the working of the array as AND array or OR
array, as seen in Fig. 3. In this work, we only make use of the
"Diode-like" working of a crosspoint during the evaluation of
Boolean functions. Therefore the NanoBlock does not have an
ability to invert the inputs, and hence we introduce both, the
real and inverted inputs externally. This also eliminates the
need of "inverting block" in [2]. The DVR based PLA
architecture is illustrated in Fig. 3. It shows implementation of
product-sum terms using DVR-based PLA.

IV. OUR APPROACH: DOUBLE VARIABLE REDUNDANCY
We propose to obtain greater yield rates for the
configuration of a NanoPLA without having to compromise
for Time Complexity, seen in [7]. It can be noted that the
Greedy Algorithm discussed above has a very high time
complexity for higher defect rates. To minimize this time
complexity, we introduce redundancy in terms of number of
nanowires and observe the yield rates and area overhead. We
allocate two vertical Nanowires per Product (or Sum) term in
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V. DEFECT RATE CALCULATION IN DVR BASED PLA

r

(n-4i)C (d4i)/nCd}

Assumed Parameters:

-

Pcp= 0.05 to 0.2 (Probability that a single crosspoint is non
programmable)
c= number of columns in PLA
r= number of rows in PLA
Po,,= Probability that a given crosspoint-quad is to be
programmed

Expression (3) gives us the defect probability exclusively due
to crosspoint-defects. For a 50x50 NanoPLA having a
crosspoint defect rate of 15%, this probability is of the order
of 2%.

Each product/sum term to be programmed has to follow a
certain "path" through each section of the PLA. The failure of
a product/sum term would mean that there is at least one quad
that did not get programmed.
A quad being non-programmable has a probability equal to
fourth power of the probability, that two consecutive
crosspoints are defective. If we have "n" crosspoints, and the
probability of occurrence of defective crosspoint is "Pcp", the
expected number of defective crosspoints is given by (1),
d= integer (n* Pcp)

(1)

The probability of a given Quad of crosspoints being defective
is:
P (defective quad)= (n-4) C (d-4)/nCd

*

(3)

We also consider NW defects to find the yield expression.

Let the probability that a single nanowire is faulty be given by,

Pwd = 0.05
H= total number of horizontal wires available for

programming (implies that total number of inputs = H/2)

V= total number of vertical wires available for programming
(We assume V=H for symmetry)
Therefore, the probability of a fault due to NW defect can be
given as,
r

(L

2i)

P dNW

C (H*Pwd - 2i)

/H

(H* Pwd) (4)

i=1

(1.1)

Now, the probability that a given programmable quad is to
be programmed and it is defective is given by,

Po* (n-4) C d4)/ nCd

E {r * (Pn)
i=l

(1.2)

The value of PWd under consideration is 500. Substituting this
in expression (4), taking H=100 (Assuming the size of the
PLA to be 50x50) gives us a defect probability of the order of
10-4, indicating that NW defects have virtually insignificant
effect on the overall yield of the PLA in consideration. It is
quite intuitive,
as a quad
defective
NW introduces
twoquad
defective
in every
it is contained
in. For the
to be
crosspoints

This applies to all the quads in the same column. We know
that thenumber
quadsinthedevice
number
oftotal
rows of
in the device.' inacolumnissameadefective, both the other crosspoints also need to be defective.

Therefore,

we

neglect the effect of NW breaks

in the further

Therefore, the probability of finding one defect on a given
NW column is given by combining equations 1.1 and 1.2

discussion

P (1) =r * Pon * (n-4) C (d-4)/nCd

A. Yield and Area Overhead
The MATLAB simulations based on the configuration
sequence gives us the following results for different array
sizes and defect rates. The simulations are carried out by
varying the following parameters:

(2)

The NW column is unusable if there is at least one defective
quad at a location that needs to be programmed. Therefore, the
probability of getting a non-programmable NW column is
given by,
r

Pdcrosspoint~
i=1

-
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VI. SIMULATION RESULTS

P' - E P {iADefect rate: 10% to 20%
JPLA
size: 50x50 to 500x500
P (on) =50% to 90O
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The results illustrated in Fig. 4 above indicate that the
yield is significantly high for PLA sizes up to 100 X 100, or
defect rates up to 15%. It can be seen that the yield is a weak
function of Pon, as the curves retain the pattern for all the
three cases where the values of Po., are significantly different.
For array sizes as high as 500 X 500, however, the yield
becomes smaller for defect rates greater than 10%. It
therefore follows that the logic functions having the number
of variables considerably greater than 100 result in very low
yield. Such functions require more than one PLA for
realization. This requirement is different from "Fan-in
Bounding" discussed in [7], where the Number of crosspoints
fto be programmed in a row/column is restricted to a certain
number. DVR based PLA does not need fan-in bounding on
account of added redundancy.
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B. Time Complexity
9 ____--1---l---l---l---l
- = FIn this section we illustrate and compare the time
- - - - - - :X1 complexity involved in the programming of PLA's based on
DVR, and the time complexity that exists in the
programming technique using Greedy Heuristic Algorithm.
Summarizing the results in [7], we have the time complexity
mrem S
X=1
for Greedy Heuristic Algorithm as:

-

E
O!RA

m.

tF~~~~~,
11

I.

r

-X

r

TC(GA)= O (IFI log (IFI))

+O

(IFI pj-cm cm)

(5)

Where,

I

17

is

is

2 ,+-: vlee

T C(GA)= Time complexity for Greedy Heuristic Algorithm
IFI = size of the array of Boolean functions
cm= maximum number of crosspoints to be
Programmed in a minterm
PJ= Probability that the given junction is Programmable.

(b)

-r

Now,

The time complexity involved in the configuration of a DVR
based PLA is given as:
a0 _-'
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Tc= Total number of crosspoints to be Programmed
Therefore the Time complexity in DVR is given by the
expression (6).

X

I

(c)
Fig. 4: Yield Vs Defect Rates for different PLA sizes. It also establishes the

relation between Yield and the Probability Pon. For (a) Pon= 50%, (b)

Pon=70% and (c) Pon=90%
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TC(DVR) =O(r*c*Po.)

(6)

Double Variable Redundancy is therefore observed to be

distinctly advantageous in terms of yield and time complexity
over Greedy Heuristic Algorithm, as seen in Fig. 5. It clearly
shows that the time complexity is independent of defect rate.
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CONCLUSIONS

We have successfully simulated the configuration of this
DVR in MATLAB to verify the yield obtained. It is seen that
it matches with the theoretical calculations. The DVR
-Tapproach gives excellent improvement with respect to yield
T-and time complexity. It is less area efficient, as the
-T7nm7pW
-Redundancy introduced demands for double the number of
horizontal and vertical Nanowires. It reduces the time
---complexity of configuration by a great extent without
the yield. The development of the DVR
-compromising
rr
-r
-r
~~~~approach demands for change in the NanoPLA architecture
in order to enable the introduction of an input variable via
a.2 alS
al. at-E,atS 0.7 iaZ'
aSdifferent, but predefined, nanowires.
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